À°§U¤¤¤ß | §Úªº±b¸¹ | Ãö©ó§Ú­Ì

Verilog°ª¯Å¼Æ¦r¨t²Î³]­p§Þ³N»P¹ê¨Ò¤ÀªR(·L¹q¤l¾Ç)/¸g¨åĶÂO

  • §@ªÌ¡G(¬ü)°ò¨vº¸¡P¦Ì¤°©Ô|ĶªÌ:³ìÃf®p//¤¨§Ê½÷//¤_­Å//·¨¼Ö
  • ¥Xª©ªÀ¡G¹q¤l¤u·~
  • ISBN¡G9787121334832
  • ¥Xª©¤é´Á¡G2018/02/01
  • ¸Ë´V¡G¥­¸Ë
  • ­¶¼Æ¡G395
¤H¥Á¹ô¡GRMB 109 ¤¸      °â»ù¡G¤¸
©ñ¤JÁʪ«¨®
¥[¤J¦¬Âç¨

¤º®e¤j¿û
    °ò¨vº¸¡P¦Ì¤°©ÔµÛªº¡mVerilog°ª¯Å¼Æ¦r¨t²Î³]­p§Þ³N»P¹ê¨Ò¤ÀªR(·L¹q¤l¾Ç)/¸g¨åĶÂO¡n³q¹L¤j¶q¹ê¨Ò¥Ñ²L¤J²`¦a¤¶²Ð¤F¼Æ¦r¹q¸ô©M¼Æ¦r¨t²Î³]­p¤¤ªº­«­n·§©À©Mª¾ÃÑ­nÂI¡C¥»®Ñ¤À¨â¤j³¡¤À¡C²Ä¤@³¡¤À­«ÂIÃöª`¼Æ¦r¹q¸ô³]­p¼h­±¡A°¾­«°ò¦¡C²Ä2³¹¨ì²Ä6³¹¬°Verilog»yªk»P¼Æ¦r¹q¸ô³]­p¬ÛÃöª¾ÃÑ¡A¥]¬A±`¥Î»yªk¡B°ò¥»¼Æ¦r¹q¸ô³æ¤¸µ¥¡C²Ä7³¹¨ì²Ä9³¹­«ÂI¤¶²Ð°ª¯Å¼Æ¦r³]­pª¾ÃÑ¡A¥]¬A¼Æ¦r¨t²Î¬[ºc³]­p¡B½ÆÂø¼Æ¦r¨t²Î¤¤±`¥Îªº¹q¸ô³æ¤¸¡Bºtºâªk¡A¨Ãµ¹¥X¤F¤j¶q¤uµ{¹ê¨Ò¡C²Ä10³¹µ¹¥X¤F¤@¨Ç­«­nªº¤uµ{³]­p¸gÅç¡A¥]¬A¤åÀɺ޲z¡B¥N½X³]­p¡B¨t²ÎÅçÃÒ¡B°ª¥i¾a©Ê³]­pµ¥¡C²Ä¤G³¡¤À­«ÂIÃöª`¼Æ¦r¨t²Î³]­p¼h­±¡C²Ä11³¹¨ì²Ä13³¹¤¶²Ð¤F±`¥Î¼Æ¦r¨t²ÎÃöÁä¹q¸ô¡A¥]¬A»P³B²z¾¹¨t²Î¬ÛÃöªº¦sÀxµ²ºc»P¦sÀx³X°Ý§Þ³N¡B¦sÀx¤¶½è¡]µwºÐ¡B§Ö°{°O¾ÐÅé¡BDDRµ¥¡^»PÅX°Ê¹q¸ô¡B³B²z¾¹¶×¬y±Æµ²ºc»P¨óijµ¥¡C²Ä14³¹©M²Ä15³¹¤¶²Ð¤F¹q¸ô¥i´ú©Ê³]­p¡BÀRºA©w®É¤ÀªR¡B´¹¤¸¤uµ{­×§ïªº¬ÛÃöª¾ÃÑ¡C²Ä16³¹©M²Ä17³¹±q¹q¸ô³]­p¼h­±¨ì¨t²Î³]­p¼h­±¤¶²Ð¤F­°§C¹q¸ô¥\¯Óªº¤èªk¡C²Ä18³¹¨ì²Ä20³¹¤¶²Ð±`¥Î¦ê¦C¶×¬y±Æ©M¦ê¦C³q«H¨óij¡A¥]¬APCI Express¡BSATA¡BUSB¤Î¤A¤Óºô§Þ³N¡C
    ¥»®Ñ¾A¦X¹q¤l¤uµ{±M·~¡B¹q¸£±M·~°ª¦~¯Å¥»¬ì¥Í©M¬ã¨s¥Í§@¬°±Ð§÷¨Ï¥Î¡A¤]«D±`¾A¦X±q¨Æ¹q¤l§Þ³N»â°ì¬ì¬ã¤u§@ªº¤uµ{®v°Ñ¦Ò¡C

§@ªÌ¤¶²Ð
(¬ü)°ò¨vº¸¡P¦Ì¤°©Ô|ĶªÌ:³ìÃf®p//¤¨§Ê½÷//¤_­Å//·¨¼Ö
    °ò¨vº¸¡P¦Ì¤°©Ô¡]Kishore Mishra¡^,¦b´¹¤¸³]­p»â°ì¤w¿n²Ö20¦h¦~ªº¹ê½î¸gÅç¡A´¿¥ý«á¥ô¾¤_Texas Instrument©MIntel¤½¥q¡A¾Õªø³B²z¾¹¥~³ò´¹¤¸²Õ³]­p¡A±Mµù¤_PCI Express¡BSATA©MDDR§Þ³N¡A¥H¤Î´¹¤¸¥\²vºÞ²z/§C¥\¯Ó³]­p§Þ³N»â°ì¡C´¿»P¥L¤H¦X§@³Ð¥ß¹L¦h®a¤½¥q¡C©Ò­t³d³]­pªºPCI Express¥æ´«´¹¤¸IP®Ö¤w³Q«Ü¦h¤j«¬¤½¥q¨Ï¥Î¨Ã¹ê²{¤F¶q²£¡C´¿¦b¦h­Ó°ê»Ú·|ij¤Wµoªí½×¤å¨Ã«ù¦³3¶µ¬ü°ê±M§Q¡CKishoreªñ¦~¨Ó«Ü­«µø±Ð§÷½s¼g¡A¥H¤À¨É20¦~¨Ó¿n²Öªº¼Æ¦r¨t²Î³]­pª¾ÃÑ©M¸gÅç¡C

¥Ø¿ý
²Ä1³¹  ºü½×
²Ä2³¹  ±H¦s¾¹¶Ç¿é»y¨¥¡]RTL¡^
²Ä3³¹  ¥iºî¦XªºVerilog¡X¡X¥Î©ó¹q¸ô³]­p
  3.1 ¤°»ò¬OVerilog
  3.2 Verilogªºµo®i¾ú¥v
  3.3 Verilogªºµ²ºc
  3.4 µwÅéRTL¥N½Xªº°õ¦æ
  3.5 Verilog¼Ò¶ô¤ÀªR
  3.6 Verilog¤¤ªºÄ²µo¾¹
    3.6.1 ±aRST½Æ¦ì¤Þ¸}ªºÄ²µo¾¹
    3.6.2 ¨S¦³½Æ¦ì¤Þ¸}ªºÄ²µo¾¹
  3.7 ²Õ¦XÅÞ¿è
    3.7.1 always¶ô»y¥y
    3.7.2 case©Mif-else»y¥y
    3.7.3 ½á­È»y¥y
  3.8 Verilog¾Þ§@²Å
    3.8.1 ¾Þ§@²Å´y­z
    3.8.2 ¾Þ§@²Åªº°õ¦æ¶¶§Ç
    3.8.3 Verilog¤¤ªºµùÄÀ
  3.9 ¥i­«¥Î©M¼Ò¶ô¤Æ³]­p
    3.9.1 °Ñ¼Æ¤Æ³]­p
    3.9.2 Verilog¨ç¼Æ
    3.9.3 Verilog¤¤ªºgenerateµ²ºc
    3.9.4 Verilog¤¤ªº`ifdef
    3.9.5 ¼Æ²Õ¡B¦hºû¼Æ²Õ
²Ä4³¹  ¥Î©óÅçÃÒªºVerilog»yªk
  4.1 Verilogªº´ú¸Õ¥­¥x
  4.2 initial»y¥y
  4.3 Verilog ¨t²Î¥ô°È
    4.3.1 $finish/$stop
    4.3.2 $display/$monitor
    4.3.3 $time¡A$realtime
    4.3.4 $random/$random¡]seed¡^
    4.3.5 $save
    4.3.6 $readmemh/$writememh
    4.3.7 $fopen/$fclose
  4.4 ¥ô°È
  4.5 ¦sÀx¾¹«Ø¼Ò
  4.6 ¨ä¥LVerilog»yªkµ²ºc
    4.6.1 while´`Àô
    4.6.2 for´`Àô¡Brepeat
    4.6.3 force/release
    4.6.4 fork / join
  4.7 ¤@­Ó²³æªºtestbench
²Ä5³¹  ¼Æ¦r¹q¸ô³]­p¡X¡Xªì¯Å½g
  5.1 ²Õ¦XÅÞ¿èªù
    5.1.1 ÅÞ¿è1©MÅÞ¿è0
    5.1.2 ¯u­Èªí
    5.1.3 ´¹ÅéºÞ
    5.1.4 ¤Ï¬Û¾¹

    5.1.5 »Pªù
    5.1.6 ©Îªù
    5.1.7 »P«Dªù
    5.1.8 ©Î«Dªù
    5.1.9 XOR¡]²§©Î¡^¡BXNOR¡]²§©Î«D¡^
    5.1.10 ½w½Äªù
    5.1.11 ´_¥Î¾¹
    5.1.12 ³q¥ÎÅÞ¿èªù¡X¡XNAND¡BNOR
    5.1.13 ½ÆÂøªù¹q¸ô
    5.1.14 Âø°T®e­­
    5.1.15 ®°¤J©M®°¥X
  5.2 ¼w¼¯®Ú©w²z
  5.3 ³q¥ÎDIJµo¾¹
    5.3.1 DIJµo¾¹®É§Ç¹Ï
  5.4 «Ø¥ß©M«O«ù®É¶¡
    5.4.1 «Ø¥ß®É¶¡
    5.4.2 «O«ù®É¶¡
    5.4.3 ¨ÈíºA
  5.5 ³æ¤ñ¯S«H¸¹¦P¨B
    5.5.1 ¨â­ÓIJµo¾¹ºc¦¨ªº¦P¨B¾¹
    5.5.2 «H¸¹¦P¨B³W«h
  5.6 Ãö©ó®É§Ç
  5.7 ¨Æ¥ó/ÃäªuÀË´ú
  ¡K¡K
²Ä6³¹  ¼Æ¦r³]­p¡X¡X°ò¦¼Ò¶ô
²Ä7³¹  ¼Æ¦r³]­p¥ý¶i·§©À¡]²Ä1³¡¤À¡^
²Ä8³¹  ¼Æ¦r³]­p¥ý¶i·§©À¡]²Ä2³¡¤À¡^
²Ä9³¹  ³]­pASIC/SoC
²Ä10³¹  ³]­p¸gÅç
²Ä11³¹  ¨t²